Overview
In this workshop, you will perform high-level design steps necessary to synthesize, analyze, and verify a multi-voltage design with shutdown requirements using the IEEE 1801 UPF-based Synopsys Eclypse Low-Power Flow. You will:
Identify the library requirements to implement a MV low-power design
Create, modify, interpret, and apply power-intent (UPF) files
Correctly specify PVT requirements for MV low-power optimizations
Perform low-power RTL synthesis using top-down and hierarchical UPF methodologies
Generate a gate level design that is MV-clean
Insert power-domain aware scan chains
Check for logic equivalence of RTL and gate-level designs
Conduct static timing analysis on the pre-layout design
Analyze average and peak power consumptions
Verify the results of running MV rule checks on the gate-level design
?
Objectives
At the end of this workshop, using the Front-End Synopsys Eclypse Low-Power Flow, you should be able to perform the following high-level design objectives:
Create, interpret, and apply UPF files that capture the stated power intent requirements
Synthesize designs for the power intent and power-optimization requirements using both top-down and hierarchical UPF methodologies
Describe the effect of performing a supply-net-aware always-on synthesis
Insert scan chains taking into account the existing power domains while minimizing switching activity
Ensure that the gate-level design is MV clean
Ensure equivalence checking of logic functionality between RTL and gate- level using the design and UPF files
Perform static timing analysis
Generate peak and average power analysis reports/waveforms
Analyze gate-level design for MV rule violations
Write out all needed files for physical implementation
Audience Profile
Logic design and/or verification engineers who have a need to implement, analyze, and verify designs requiring the lowest possible power consumption using the Synopsys Front-End Eclypse Low Power Flow. CAD Engineers and Managers responsible for Low Power flow will also find this workshop beneficial.
?
Prerequisites
To benefit the most from the material presented in this workshop, students need:
?
A basic working knowledge of Synopsys Design Compiler and PrimeTime tools. Working knowledge of the other Synopsys tools used (list at the end of course description) in the workshop is desirable, but not required, to complete this workshop
An awareness of the basics of low-power design techniques. This workshop teaches how to implement these techniques
Course Outline
?
?
1.
Introduction to Low Power Solution
Specifying Power Intent: UPF (Lab)
RTL Synthesis (Lab)
Hierarchical UPF Flow and DFT (Lab)
2.
Lab-4: Hierarchical UPF Flow and DFT (Lab Contd.)
Logic Equivalence Checking (Lab)
Static Timing and Power Analysis (Lab)
Multi Voltage Rule Checking (Lab)?
|
主站蜘蛛池模板：
www.久久久
|
亚洲精品一区中文字幕乱码
|
国产一区|
国产精品久久
|
www.78av
|
一本色道久久综合狠狠躁篇的优点
|
欧美成人a
|
亚洲毛片在线
|
亚洲午夜成激人情在线影院
|
亚洲一区二区三区在线视频
|
亚洲精品视频免费在线
|
中文字幕在线电影观看
|
丁香午夜
|
国产精品久久久久久影院8一贰佰
|
国产精品久久久久久久久久三级
|
欧美一级二级视频
|
蜜桃视频麻豆女神沈芯语免费观看
|
日韩一区二区在线播放
|
中文在线一区
|
国产精品久久久久国产a级
日韩在线二区
|
久久久性色精品国产免费观看
|
一区二区中文字幕
|
91精品国产综合久久久久久蜜月
|
欧美一区二区三区精品
|
av在线一区二区三区
|
日韩免费在线观看视频
|
国产高清精品一区
|
欧美日韩精品一区二区
|
欧美精品一区二区三区蜜桃视频
|
成人av免费在线
|
日韩久久午夜一级啪啪
|
91精品国产综合久久久久久丝袜
|
日韩精品久久理论片
|
台湾佬亚洲色图
|
一级片在线免费看
|
91在线视频一区
|
国产成人精品免费视频大全最热
|
91在线高清观看
|
成人免费毛片嘿嘿连载视频
|
欧美精品亚洲精品
|
精国产品一区二区三区
|
總部李老師